

# **CMOS VLSI Design**

## **A Circuits and Systems Perspective**

---

Fourth Edition



# **CMOS VLSI Design**

## **A Circuits and Systems Perspective**

---

Fourth Edition

**Neil H. E. Weste**

*Macquarie University and  
The University of Adelaide*

**David Money Harris**

*Harvey Mudd College*

**Addison-Wesley**

Boston Columbus Indianapolis New York San Francisco Upper Saddle River  
Amsterdam Cape Town Dubai London Madrid Milan Munich Paris Montreal Toronto  
Delhi Mexico City Sao Paulo Sydney Hong Kong Seoul Singapore Taipei Tokyo

Editor in Chief: Michael Hirsch  
Acquisitions Editor: Matt Goldstein  
Editorial Assistant: Chelsea Bell  
Managing Editor: Jeffrey Holcomb  
Senior Production Project Manager: Marilyn Lloyd  
Media Producer: Katelyn Boller  
Director of Marketing: Margaret Waples  
Marketing Coordinator: Kathryn Ferranti  
Senior Manufacturing Buyer: Carol Melville  
Senior Media Buyer: Ginny Michaud  
Text Designer: Susan Raymond  
Art Director, Cover: Linda Knowles  
Cover Designer: Joyce Cosentino Wells/J Wells Design  
Cover Image: Cover photograph courtesy of Nick Knupffer—Intel Corporation.  
Copyright © 2009 Intel Corporation. All rights reserved.  
Full Service Vendor: Gillian Hall/The Aardvark Group Publishing Service  
Copyeditor: Kathleen Cantwell, C4 Technologies  
Proofreader: Holly McLean-Aldis  
Indexer: Jack Lewis  
Printer/Binder: Edwards Brothers  
Cover Printer: Lehigh-Phoenix Color/Hagerstown

Credits and acknowledgments borrowed from other sources and reproduced with permission in this textbook appear on appropriate page within text or on page 838.

The interior of this book was set in Adobe Caslon and Trade Gothic.

Copyright © 2011, 2005, 1993, 1985 Pearson Education, Inc., publishing as Addison-Wesley. All rights reserved. Manufactured in the United States of America. This publication is protected by Copyright, and permission should be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. To obtain permission(s) to use material from this work, please submit a written request to Pearson Education, Inc., Permissions Department, 501 Boylston Street, Suite 900, Boston, Massachusetts 02116.

Many of the designations by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed in initial caps or all caps.

Cataloging-in-Publication Data is  
on file with the Library of Congress.

**Addison-Wesley**  
is an imprint of



10 9 8 7 6 5 4 3 2 1—EB—14 13 12 11 10

ISBN 10: 0-321-54774-8

ISBN 13: 978-0-321-54774-3

*To Avril, Melissa, Tamara, Nicky, Jocelyn,  
Makayla, Emily, Danika, Dan and Simon*  
N. W.

*To Jennifer, Samuel, and Abraham*  
D. M. H.



# Contents

## Preface xxv

### Chapter 1 Introduction

1.1	A Brief History .....	1
1.2	Preview .....	6
1.3	MOS Transistors .....	6
1.4	CMOS Logic .....	9
1.4.1	The Inverter 9	
1.4.2	The NAND Gate 9	
1.4.3	CMOS Logic Gates 9	
1.4.4	The NOR Gate 11	
1.4.5	Compound Gates 11	
1.4.6	Pass Transistors and Transmission Gates 12	
1.4.7	Tristates 14	
1.4.8	Multiplexers 15	
1.4.9	Sequential Circuits 16	
1.5	CMOS Fabrication and Layout .....	19
1.5.1	Inverter Cross-Section 19	
1.5.2	Fabrication Process 20	
1.5.3	Layout Design Rules 24	
1.5.4	Gate Layouts 27	
1.5.5	Stick Diagrams 28	
1.6	Design Partitioning .....	29
1.6.1	Design Abstractions 30	
1.6.2	Structured Design 31	
1.6.3	Behavioral, Structural, and Physical Domains 31	
1.7	Example: A Simple MIPS Microprocessor .....	33
1.7.1	MIPS Architecture 33	
1.7.2	Multicycle MIPS Microarchitectures 34	
1.8	Logic Design .....	38
1.8.1	Top-Level Interfaces 38	
1.8.2	Block Diagrams 38	
1.8.3	Hierarchy 40	
1.8.4	Hardware Description Languages 40	
1.9	Circuit Design .....	42

<b>1.10 Physical Design .....</b>	45
<b>1.10.1 Floorplanning</b>	45
<b>1.10.2 Standard Cells</b>	48
<b>1.10.3 Pitch Matching</b>	50
<b>1.10.4 Slice Plans</b>	50
<b>1.10.5 Arrays</b>	51
<b>1.10.6 Area Estimation</b>	51
<b>1.11 Design Verification .....</b>	53
<b>1.12 Fabrication, Packaging, and Testing .....</b>	54
<b>Summary and a Look Ahead</b>	55
<b>Exercises</b>	57

## Chapter 2 MOS Transistor Theory

<b>2.1 Introduction .....</b>	61
<b>2.2 Long-Channel I-V Characteristics .....</b>	64
<b>2.3 C-V Characteristics .....</b>	68
<b>2.3.1 Simple MOS Capacitance Models</b>	68
<b>2.3.2 Detailed MOS Gate Capacitance Model</b>	70
<b>2.3.3 Detailed MOS Diffusion Capacitance Model</b>	72
<b>2.4 Nonideal I-V Effects .....</b>	74
<b>2.4.1 Mobility Degradation and Velocity Saturation</b>	75
<b>2.4.2 Channel Length Modulation</b>	78
<b>2.4.3 Threshold Voltage Effects</b>	79
<b>2.4.4 Leakage</b>	80
<b>2.4.5 Temperature Dependence</b>	85
<b>2.4.6 Geometry Dependence</b>	86
<b>2.4.7 Summary</b>	86
<b>2.5 DC Transfer Characteristics .....</b>	87
<b>2.5.1 Static CMOS Inverter DC Characteristics</b>	88
<b>2.5.2 Beta Ratio Effects</b>	90
<b>2.5.3 Noise Margin</b>	91
<b>2.5.4 Pass Transistor DC Characteristics</b>	92
<b>2.6 Pitfalls and Fallacies .....</b>	93
<b>Summary</b>	94
<b>Exercises</b>	95

## Chapter 3 CMOS Processing Technology

<b>3.1 Introduction .....</b>	99
<b>3.2 CMOS Technologies .....</b>	100
<b>3.2.1 Wafer Formation</b>	100
<b>3.2.2 Photolithography</b>	101

---

<b>3.2.3</b>	Well and Channel Formation	103
<b>3.2.4</b>	Silicon Dioxide ( $\text{SiO}_2$ )	105
<b>3.2.5</b>	Isolation	106
<b>3.2.6</b>	Gate Oxide	107
<b>3.2.7</b>	Gate and Source/Drain Formations	108
<b>3.2.8</b>	Contacts and Metallization	110
<b>3.2.9</b>	Passivation	112
<b>3.2.10</b>	Metrology	112
<b>3.3</b>	<b>Layout Design Rules</b>	113
<b>3.3.1</b>	Design Rule Background	113
<b>3.3.2</b>	Scribe Line and Other Structures	116
<b>3.3.3</b>	MOSIS Scalable CMOS Design Rules	117
<b>3.3.4</b>	Micron Design Rules	118
<b>3.4</b>	<b>CMOS Process Enhancements</b>	119
<b>3.4.1</b>	Transistors	119
<b>3.4.2</b>	Interconnect	122
<b>3.4.3</b>	Circuit Elements	124
<b>3.4.4</b>	Beyond Conventional CMOS	129
<b>3.5</b>	<b>Technology-Related CAD Issues</b>	130
<b>3.5.1</b>	Design Rule Checking (DRC)	131
<b>3.5.2</b>	Circuit Extraction	132
<b>3.6</b>	<b>Manufacturing Issues</b>	133
<b>3.6.1</b>	Antenna Rules	133
<b>3.6.2</b>	Layer Density Rules	134
<b>3.6.3</b>	Resolution Enhancement Rules	134
<b>3.6.4</b>	Metal Slotting Rules	135
<b>3.6.5</b>	Yield Enhancement Guidelines	135
<b>3.7</b>	<b>Pitfalls and Fallacies</b>	136
<b>3.8</b>	<b>Historical Perspective</b>	137
<b>Summary</b>		139
<b>Exercises</b>		139

## Chapter 4 Delay

<b>4.1</b>	<b>Introduction</b>	141
<b>4.1.1</b>	Definitions	141
<b>4.1.2</b>	Timing Optimization	142
<b>4.2</b>	<b>Transient Response</b>	143
<b>4.3</b>	<b>RC Delay Model</b>	146
<b>4.3.1</b>	Effective Resistance	146
<b>4.3.2</b>	Gate and Diffusion Capacitance	147
<b>4.3.3</b>	Equivalent RC Circuits	147
<b>4.3.4</b>	Transient Response	148
<b>4.3.5</b>	Elmore Delay	150

<b>4.3.6</b>	Layout Dependence of Capacitance	153
<b>4.3.7</b>	Determining Effective Resistance	154
<b>4.4</b>	<b>Linear Delay Model</b>	155
<b>4.4.1</b>	Logical Effort	156
<b>4.4.2</b>	Parasitic Delay	156
<b>4.4.3</b>	Delay in a Logic Gate	158
<b>4.4.4</b>	Drive	159
<b>4.4.5</b>	Extracting Logical Effort from Datasheets	159
<b>4.4.6</b>	Limitations to the Linear Delay Model	160
<b>4.5</b>	<b>Logical Effort of Paths</b>	163
<b>4.5.1</b>	Delay in Multistage Logic Networks	163
<b>4.5.2</b>	Choosing the Best Number of Stages	166
<b>4.5.3</b>	Example	168
<b>4.5.4</b>	Summary and Observations	169
<b>4.5.5</b>	Limitations of Logical Effort	171
<b>4.5.6</b>	Iterative Solutions for Sizing	171
<b>4.6</b>	<b>Timing Analysis Delay Models</b>	173
<b>4.6.1</b>	Slope-Based Linear Model	173
<b>4.6.2</b>	Nonlinear Delay Model	174
<b>4.6.3</b>	Current Source Model	174
<b>4.7</b>	<b>Pitfalls and Fallacies</b>	174
<b>4.8</b>	<b>Historical Perspective</b>	175
<b>Summary</b>		176
<b>Exercises</b>		176

## Chapter 5 Power

<b>5.1</b>	<b>Introduction</b>	181
<b>5.1.1</b>	Definitions	182
<b>5.1.2</b>	Examples	182
<b>5.1.3</b>	Sources of Power Dissipation	184
<b>5.2</b>	<b>Dynamic Power</b>	185
<b>5.2.1</b>	Activity Factor	186
<b>5.2.2</b>	Capacitance	188
<b>5.2.3</b>	Voltage	190
<b>5.2.4</b>	Frequency	192
<b>5.2.5</b>	Short-Circuit Current	193
<b>5.2.6</b>	Resonant Circuits	193
<b>5.3</b>	<b>Static Power</b>	194
<b>5.3.1</b>	Static Power Sources	194
<b>5.3.2</b>	Power Gating	197
<b>5.3.3</b>	Multiple Threshold Voltages and Oxide Thicknesses	199

<b>5.3.4</b>	Variable Threshold Voltages	199
<b>5.3.5</b>	Input Vector Control	200
<b>5.4</b>	<b>Energy-Delay Optimization</b>	200
<b>5.4.1</b>	Minimum Energy	200
<b>5.4.2</b>	Minimum Energy-Delay Product	203
<b>5.4.3</b>	Minimum Energy Under a Delay Constraint	203
<b>5.5</b>	<b>Low Power Architectures</b>	204
<b>5.5.1</b>	Microarchitecture	204
<b>5.5.2</b>	Parallelism and Pipelining	204
<b>5.5.3</b>	Power Management Modes	205
<b>5.6</b>	<b>Pitfalls and Fallacies</b>	206
<b>5.7</b>	<b>Historical Perspective</b>	207
<b>Summary</b>		209
<b>Exercises</b>		209

## Chapter 6 Interconnect

<b>6.1</b>	<b>Introduction</b>	211
<b>6.1.1</b>	Wire Geometry	211
<b>6.1.2</b>	Example: Intel Metal Stacks	212
<b>6.2</b>	<b>Interconnect Modeling</b>	213
<b>6.2.1</b>	Resistance	214
<b>6.2.2</b>	Capacitance	215
<b>6.2.3</b>	Inductance	218
<b>6.2.4</b>	Skin Effect	219
<b>6.2.5</b>	Temperature Dependence	220
<b>6.3</b>	<b>Interconnect Impact</b>	220
<b>6.3.1</b>	Delay	220
<b>6.3.2</b>	Energy	222
<b>6.3.3</b>	Crosstalk	222
<b>6.3.4</b>	Inductive Effects	224
<b>6.3.5</b>	An Aside on Effective Resistance and Elmore Delay	227
<b>6.4</b>	<b>Interconnect Engineering</b>	229
<b>6.4.1</b>	Width, Spacing, and Layer	229
<b>6.4.2</b>	Repeaters	230
<b>6.4.3</b>	Crosstalk Control	232
<b>6.4.4</b>	Low-Swing Signaling	234
<b>6.4.5</b>	Regenerators	236
<b>6.5</b>	<b>Logical Effort with Wires</b>	236
<b>6.6</b>	<b>Pitfalls and Fallacies</b>	237
<b>Summary</b>		238
<b>Exercises</b>		238

## Chapter 7 Robustness

<b>7.1</b>	<b>Introduction</b>	241
<b>7.2</b>	<b>Variability</b>	241
<b>7.2.1</b>	Supply Voltage	242
<b>7.2.2</b>	Temperature	242
<b>7.2.3</b>	Process Variation	243
<b>7.2.4</b>	Design Corners	244
<b>7.3</b>	<b>Reliability</b>	246
<b>7.3.1</b>	Reliability Terminology	246
<b>7.3.2</b>	Oxide Wearout	247
<b>7.3.3</b>	Interconnect Wearout	249
<b>7.3.4</b>	Soft Errors	251
<b>7.3.5</b>	Overvoltage Failure	252
<b>7.3.6</b>	Latchup	253
<b>7.4</b>	<b>Scaling</b>	254
<b>7.4.1</b>	Transistor Scaling	255
<b>7.4.2</b>	Interconnect Scaling	257
<b>7.4.3</b>	International Technology Roadmap for Semiconductors	258
<b>7.4.4</b>	Impacts on Design	259
<b>7.5</b>	<b>Statistical Analysis of Variability</b>	263
<b>7.5.1</b>	Properties of Random Variables	263
<b>7.5.2</b>	Variation Sources	266
<b>7.5.3</b>	Variation Impacts	269
<b>7.6</b>	<b>Variation-Tolerant Design</b>	274
<b>7.6.1</b>	Adaptive Control	275
<b>7.6.2</b>	Fault Tolerance	275
<b>7.7</b>	<b>Pitfalls and Fallacies</b>	277
<b>7.8</b>	<b>Historical Perspective</b>	278
	<b>Summary</b>	284
	<b>Exercises</b>	284

## Chapter 8 Circuit Simulation

<b>8.1</b>	<b>Introduction</b>	287
<b>8.2</b>	<b>A SPICE Tutorial</b>	288
<b>8.2.1</b>	Sources and Passive Components	288
<b>8.2.2</b>	Transistor DC Analysis	292
<b>8.2.3</b>	Inverter Transient Analysis	292
<b>8.2.4</b>	Subcircuits and Measurement	294
<b>8.2.5</b>	Optimization	296
<b>8.2.6</b>	Other HSPICE Commands	298

<b>8.3 Device Models .....</b>	298
<b>8.3.1 Level 1 Models</b>	299
<b>8.3.2 Level 2 and 3 Models</b>	300
<b>8.3.3 BSIM Models</b>	300
<b>8.3.4 Diffusion Capacitance Models</b>	300
<b>8.3.5 Design Corners</b>	302
<b>8.4 Device Characterization .....</b>	303
<b>8.4.1 I-V Characteristics</b>	303
<b>8.4.2 Threshold Voltage</b>	306
<b>8.4.3 Gate Capacitance</b>	308
<b>8.4.4 Parasitic Capacitance</b>	308
<b>8.4.5 Effective Resistance</b>	310
<b>8.4.6 Comparison of Processes</b>	311
<b>8.4.7 Process and Environmental Sensitivity</b>	313
<b>8.5 Circuit Characterization .....</b>	313
<b>8.5.1 Path Simulations</b>	313
<b>8.5.2 DC Transfer Characteristics</b>	315
<b>8.5.3 Logical Effort</b>	315
<b>8.5.4 Power and Energy</b>	318
<b>8.5.5 Simulating Mismatches</b>	319
<b>8.5.6 Monte Carlo Simulation</b>	319
<b>8.6 Interconnect Simulation .....</b>	319
<b>8.7 Pitfalls and Fallacies .....</b>	322
<b>Summary</b>	324
<b>Exercises</b>	324

## Chapter 9 Combinational Circuit Design

<b>9.1 Introduction .....</b>	327
<b>9.2 Circuit Families .....</b>	328
<b>9.2.1 Static CMOS</b>	329
<b>9.2.2 Ratioed Circuits</b>	334
<b>9.2.3 Cascode Voltage Switch Logic</b>	339
<b>9.2.4 Dynamic Circuits</b>	339
<b>9.2.5 Pass-Transistor Circuits</b>	349
<b>9.3 Circuit Pitfalls .....</b>	354
<b>9.3.1 Threshold Drops</b>	355
<b>9.3.2 Ratio Failures</b>	355
<b>9.3.3 Leakage</b>	356
<b>9.3.4 Charge Sharing</b>	356
<b>9.3.5 Power Supply Noise</b>	356
<b>9.3.6 Hot Spots</b>	357

<b>9.3.7</b>	Minority Carrier Injection	357
<b>9.3.8</b>	Back-Gate Coupling	358
<b>9.3.9</b>	Diffusion Input Noise Sensitivity	358
<b>9.3.10</b>	Process Sensitivity	358
<b>9.3.11</b>	Example: Domino Noise Budgets	359
 <b>9.4</b>	More Circuit Families	360
<b>9.5</b>	Silicon-On-Insulator Circuit Design	360
<b>9.5.1</b>	Floating Body Voltage	361
<b>9.5.2</b>	SOI Advantages	362
<b>9.5.3</b>	SOI Disadvantages	362
<b>9.5.4</b>	Implications for Circuit Styles	363
<b>9.5.5</b>	Summary	364
<b>9.6</b>	Subthreshold Circuit Design	364
<b>9.6.1</b>	Sizing	365
<b>9.6.2</b>	Gate Selection	365
<b>9.7</b>	Pitfalls and Fallacies	366
<b>9.8</b>	Historical Perspective	367
<b>Summary</b>		369
<b>Exercises</b>		370

## Chapter 10 Sequential Circuit Design

<b>10.1</b>	Introduction	375
<b>10.2</b>	Sequencing Static Circuits	376
<b>10.2.1</b>	Sequencing Methods	376
<b>10.2.2</b>	Max-Delay Constraints	379
<b>10.2.3</b>	Min-Delay Constraints	383
<b>10.2.4</b>	Time Borrowing	386
<b>10.2.5</b>	Clock Skew	389
<b>10.3</b>	Circuit Design of Latches and Flip-Flops	391
<b>10.3.1</b>	Conventional CMOS Latches	392
<b>10.3.2</b>	Conventional CMOS Flip-Flops	393
<b>10.3.3</b>	Pulsed Latches	395
<b>10.3.4</b>	Resettable Latches and Flip-Flops	396
<b>10.3.5</b>	Enabled Latches and Flip-Flops	397
<b>10.3.6</b>	Incorporating Logic into Latches	398
<b>10.3.7</b>	Klass Semidynamic Flip-Flop (SDFF)	399
<b>10.3.8</b>	Differential Flip-Flops	399
<b>10.3.9</b>	Dual Edge-Triggered Flip-Flops	400
<b>10.3.10</b>	Radiation-Hardened Flip-Flops	401
 <b>10.3.11</b>	True Single-Phase-Clock (TSPC) Latches and Flip-Flops	402
<b>10.4</b>	Static Sequencing Element Methodology	402
<b>10.4.1</b>	Choice of Elements	403
<b>10.4.2</b>	Characterizing Sequencing Element Delays	405

<b>10.4.3</b>	State Retention Registers	408
<b>10.4.4</b>	Level-Converter Flip-Flops	408
 <b>10.4.5</b>	Design Margin and Adaptive Sequential Elements	409
<b>10.4.6</b>	Two-Phase Timing Types	411
 <b>10.5</b>	Sequencing Dynamic Circuits	411
<b>10.6</b>	Synchronizers	411
<b>10.6.1</b>	Metastability	412
<b>10.6.2</b>	A Simple Synchronizer	415
<b>10.6.3</b>	Communicating Between Asynchronous Clock Domains	416
<b>10.6.4</b>	Common Synchronizer Mistakes	417
<b>10.6.5</b>	Arbiters	419
<b>10.6.6</b>	Degrees of Synchrony	419
<b>10.7</b>	Wave Pipelining	420
<b>10.8</b>	Pitfalls and Fallacies	422
 <b>10.9</b>	Case Study: Pentium 4 and Itanium 2 Sequencing Methodologies	423
Summary		423
Exercises		425

## Chapter 11 Datapath Subsystems

<b>11.1</b>	Introduction	429
<b>11.2</b>	Addition/Subtraction	429
<b>11.2.1</b>	Single-Bit Addition	430
<b>11.2.2</b>	Carry-Propagate Addition	434
<b>11.2.3</b>	Subtraction	458
<b>11.2.4</b>	Multiple-Input Addition	458
<b>11.2.5</b>	Flagged Prefix Adders	459
<b>11.3</b>	One/Zero Detectors	461
<b>11.4</b>	Comparators	462
<b>11.4.1</b>	Magnitude Comparator	462
<b>11.4.2</b>	Equality Comparator	462
<b>11.4.3</b>	$K = A + B$ Comparator	463
<b>11.5</b>	Counters	463
<b>11.5.1</b>	Binary Counters	464
<b>11.5.2</b>	Fast Binary Counters	465
<b>11.5.3</b>	Ring and Johnson Counters	466
<b>11.5.4</b>	Linear-Feedback Shift Registers	466
<b>11.6</b>	Boolean Logical Operations	468
<b>11.7</b>	Coding	468
<b>11.7.1</b>	Parity	468
<b>11.7.2</b>	Error-Correcting Codes	468
<b>11.7.3</b>	Gray Codes	470
<b>11.7.4</b>	XOR/XNOR Circuit Forms	471

<b>11.8 Shifters</b>	472
<b>11.8.1</b> Funnel Shifter	473
<b>11.8.2</b> Barrel Shifter	475
<b>11.8.3</b> Alternative Shift Functions	476
<b>11.9 Multiplication</b>	476
<b>11.9.1</b> Unsigned Array Multiplication	478
<b>11.9.2</b> Two's Complement Array Multiplication	479
<b>11.9.3</b> Booth Encoding	480
<b>11.9.4</b> Column Addition	485
<b>11.9.5</b> Final Addition	489
<b>11.9.6</b> Fused Multiply-Add	490
 <b>11.9.7</b> Serial Multiplication	490
<b>11.9.8</b> Summary	490
<b>11.10 Parallel-Prefix Computations</b>	491
<b>11.11 Pitfalls and Fallacies</b>	493
<b>Summary</b>	494
<b>Exercises</b>	494

## Chapter 12 Array Subsystems

<b>12.1 Introduction</b>	497
<b>12.2 SRAM</b>	498
<b>12.2.1</b> SRAM Cells	499
<b>12.2.2</b> Row Circuitry	506
<b>12.2.3</b> Column Circuitry	510
<b>12.2.4</b> Multi-Ported SRAM and Register Files	514
<b>12.2.5</b> Large SRAMs	515
<b>12.2.6</b> Low-Power SRAMs	517
<b>12.2.7</b> Area, Delay, and Power of RAMs and Register Files	520
<b>12.3 DRAM</b>	522
<b>12.3.1</b> Subarray Architectures	523
<b>12.3.2</b> Column Circuitry	525
<b>12.3.3</b> Embedded DRAM	526
<b>12.4 Read-Only Memory</b>	527
<b>12.4.1</b> Programmable ROMs	529
<b>12.4.2</b> NAND ROMs	530
<b>12.4.3</b> Flash	531
<b>12.5 Serial Access Memories</b>	533
<b>12.5.1</b> Shift Registers	533
<b>12.5.2</b> Queues (FIFO, LIFO)	533
<b>12.6 Content-Addressable Memory</b>	535
<b>12.7 Programmable Logic Arrays</b>	537

---

<b>12.8 Robust Memory Design .....</b>	541
<b>12.8.1 Redundancy .....</b>	541
<b>12.8.2 Error Correcting Codes (ECC) .....</b>	543
<b>12.8.3 Radiation Hardening .....</b>	543
<b>12.9 Historical Perspective .....</b>	544
<b>Summary .....</b>	545
<b>Exercises .....</b>	546

## Chapter 13 Special-Purpose Subsystems

<b>13.1 Introduction .....</b>	549
<b>13.2 Packaging and Cooling .....</b>	549
<b>13.2.1 Package Options .....</b>	549
<b>13.2.2 Chip-to-Package Connections .....</b>	551
<b>13.2.3 Package Parasitics .....</b>	552
<b>13.2.4 Heat Dissipation .....</b>	552
<b>13.2.5 Temperature Sensors .....</b>	553
<b>13.3 Power Distribution .....</b>	555
<b>13.3.1 On-Chip Power Distribution Network .....</b>	556
<b>13.3.2 IR Drops .....</b>	557
<b>13.3.3 L di/dt Noise .....</b>	558
<b>13.3.4 On-Chip Bypass Capacitance .....</b>	559
<b>13.3.5 Power Network Modeling .....</b>	560
<b>13.3.6 Power Supply Filtering .....</b>	564
<b>13.3.7 Charge Pumps .....</b>	564
<b>13.3.8 Substrate Noise .....</b>	565
<b>13.3.9 Energy Scavenging .....</b>	565
<b>13.4 Clocks .....</b>	566
<b>13.4.1 Definitions .....</b>	566
<b>13.4.2 Clock System Architecture .....</b>	568
<b>13.4.3 Global Clock Generation .....</b>	569
<b>13.4.4 Global Clock Distribution .....</b>	571
<b>13.4.5 Local Clock Gaters .....</b>	575
<b>13.4.6 Clock Skew Budgets .....</b>	577
<b>13.4.7 Adaptive Deskewing .....</b>	579
<b>13.5 PLLs and DLLs .....</b>	580
<b>13.5.1 PLLs .....</b>	580
<b>13.5.2 DLLs .....</b>	587
<b>13.5.3 Pitfalls .....</b>	589
<b>13.6 I/O .....</b>	590
<b>13.6.1 Basic I/O Pad Circuits .....</b>	591
<b>13.6.2 Electrostatic Discharge Protection .....</b>	593
<b>13.6.3 Example: MOSIS I/O Pads .....</b>	594
<b>13.6.4 Mixed-Voltage I/O .....</b>	596

<b>13.7</b>	<b>High-Speed Links .....</b>	<b>597</b>
<b>13.7.1</b>	High-Speed I/O Channels	597
<b>13.7.2</b>	Channel Noise and Interference	600
<b>13.7.3</b>	High-Speed Transmitters and Receivers	601
<b>13.7.4</b>	Synchronous Data Transmission	606
<b>13.7.5</b>	Clock Recovery in Source-Synchronous Systems	606
<b>13.7.6</b>	Clock Recovery in Mesochronous Systems	608
<b>13.7.7</b>	Clock Recovery in Pleisochronous Systems	610
<b>13.8</b>	<b>Random Circuits .....</b>	<b>610</b>
<b>13.8.1</b>	True Random Number Generators	610
<b>13.8.2</b>	Chip Identification	611
<b>13.9</b>	<b>Pitfalls and Fallacies .....</b>	<b>612</b>
	<b>Summary</b>	613
	<b>Exercises</b>	614

## Chapter 14 Design Methodology and Tools

<b>14.1</b>	<b>Introduction .....</b>	<b>615</b>
<b>14.2</b>	<b>Structured Design Strategies .....</b>	<b>617</b>
<b>14.2.1</b>	A Software Radio—A System Example	618
<b>14.2.2</b>	Hierarchy	620
<b>14.2.3</b>	Regularity	623
<b>14.2.4</b>	Modularity	625
<b>14.2.5</b>	Locality	626
<b>14.2.6</b>	Summary	627
<b>14.3</b>	<b>Design Methods .....</b>	<b>627</b>
<b>14.3.1</b>	Microprocessor/DSP	627
<b>14.3.2</b>	Programmable Logic	628
<b>14.3.3</b>	Gate Array and Sea of Gates Design	631
<b>14.3.4</b>	Cell-Based Design	632
<b>14.3.5</b>	Full Custom Design	634
<b>14.3.6</b>	Platform-Based Design—System on a Chip	635
<b>14.3.7</b>	Summary	636
<b>14.4</b>	<b>Design Flows .....</b>	<b>636</b>
<b>14.4.1</b>	Behavioral Synthesis Design Flow (ASIC Design Flow)	637
<b>14.4.2</b>	Automated Layout Generation	641
<b>14.4.3</b>	Mixed-Signal or Custom-Design Flow	645
<b>14.5</b>	<b>Design Economics .....</b>	<b>646</b>
<b>14.5.1</b>	Non-Recurring Engineering Costs (NREs)	647
<b>14.5.2</b>	Recurring Costs	649
<b>14.5.3</b>	Fixed Costs	650
<b>14.5.4</b>	Schedule	651
<b>14.5.5</b>	Personpower	653
<b>14.5.6</b>	Project Management	653
<b>14.5.7</b>	Design Reuse	654

---

<b>14.6 Data Sheets and Documentation</b>	655
<b>14.6.1 The Summary</b>	655
<b>14.6.2 Pinout</b>	655
<b>14.6.3 Description of Operation</b>	655
<b>14.6.4 DC Specifications</b>	655
<b>14.6.5 AC Specifications</b>	656
<b>14.6.6 Package Diagram</b>	656
<b>14.6.7 Principles of Operation Manual</b>	656
<b>14.6.8 User Manual</b>	656
<b>14.7 CMOS Physical Design Styles</b>	656
<b>14.8 Pitfalls and Fallacies</b>	657
<b>Exercises</b>	657



## Chapter 15 Testing, Debugging, and Verification

<b>15.1 Introduction</b>	659
<b>15.1.1 Logic Verification</b>	660
<b>15.1.2 Debugging</b>	662
<b>15.1.3 Manufacturing Tests</b>	664
<b>15.2 Testers, Test Fixtures, and Test Programs</b>	666
<b>15.2.1 Testers and Test Fixtures</b>	666
<b>15.2.2 Test Programs</b>	668
<b>15.2.3 Handlers</b>	669
<b>15.3 Logic Verification Principles</b>	670
<b>15.3.1 Test Vectors</b>	670
<b>15.3.2 Testbenches and Harnesses</b>	671
<b>15.3.3 Regression Testing</b>	671
<b>15.3.4 Version Control</b>	672
<b>15.3.5 Bug Tracking</b>	673
<b>15.4 Silicon Debug Principles</b>	673
<b>15.5 Manufacturing Test Principles</b>	676
<b>15.5.1 Fault Models</b>	677
<b>15.5.2 Observability</b>	679
<b>15.5.3 Controllability</b>	679
<b>15.5.4 Repeatability</b>	679
<b>15.5.5 Survivability</b>	679
<b>15.5.6 Fault Coverage</b>	680
<b>15.5.7 Automatic Test Pattern Generation (ATPG)</b>	680
<b>15.5.8 Delay Fault Testing</b>	680
<b>15.6 Design for Testability</b>	681
<b>15.6.1 Ad Hoc Testing</b>	681
<b>15.6.2 Scan Design</b>	682
<b>15.6.3 Built-In Self-Test (BIST)</b>	684
<b>15.6.4 IDDQ Testing</b>	687
<b>15.6.5 Design for Manufacturability</b>	687

	<b>15.7 Boundary Scan</b>	688
	<b>15.8 Testing in a University Environment</b>	689
	<b>15.9 Pitfalls and Fallacies</b>	690
	<b>Summary</b>	697
	<b>Exercises</b>	697

## Appendix A Hardware Description Languages

<b>A.1 Introduction</b>	699
A.1.1 Modules	700
A.1.2 Simulation and Synthesis	701
<b>A.2 Combinational Logic</b>	702
A.2.1 Bitwise Operators	702
A.2.2 Comments and White Space	703
A.2.3 Reduction Operators	703
A.2.4 Conditional Assignment	704
A.2.5 Internal Variables	706
A.2.6 Precedence and Other Operators	708
A.2.7 Numbers	708
A.2.8 Zs and Xs	709
A.2.9 Bit Swizzling	711
A.2.10 Delays	712
<b>A.3 Structural Modeling</b>	713
<b>A.4 Sequential Logic</b>	717
A.4.1 Registers	717
A.4.2 Resettable Registers	718
A.4.3 Enabled Registers	719
A.4.4 Multiple Registers	720
A.4.5 Latches	721
A.4.6 Counters	722
A.4.7 Shift Registers	724
<b>A.5 Combinational Logic with Always / Process Statements</b>	724
A.5.1 Case Statements	726
A.5.2 If Statements	729
A.5.3 SystemVerilog Casex	731
A.5.4 Blocking and Nonblocking Assignments	731
<b>A.6 Finite State Machines</b>	735
A.6.1 FSM Example	735
A.6.2 State Enumeration	736
A.6.3 FSM with Inputs	738
<b>A.7 Type Idiosyncrasies</b>	740

---

<b>A.8</b>	<b>Parameterized Modules</b>	742
<b>A.9</b>	<b>Memory</b>	745
<b>A.9.1</b>	RAM	745
<b>A.9.2</b>	Multiported Register Files	747
<b>A.9.3</b>	ROM	748
<b>A.10</b>	<b>Testbenches</b>	749
<b>A.11</b>	<b>SystemVerilog Netlists</b>	754
<b>A.12</b>	<b>Example: MIPS Processor</b>	755
<b>A.12.1</b>	Testbench	756
<b>A.12.2</b>	SystemVerilog	757
<b>A.12.3</b>	VHDL	766
	<b>Exercises</b>	776

**References** 785

**Index** 817

**Credits** 838



# Preface

In the two-and-a-half decades since the first edition of this book was published, CMOS technology has claimed the preeminent position in modern electrical system design. It has enabled the widespread use of wireless communication, the Internet, and personal computers. No other human invention has seen such rapid growth for such a sustained period. The transistor counts and clock frequencies of state-of-the-art chips have grown by orders of magnitude.

	1st Edition	2nd Edition	3rd Edition	4th Edition
<b>Year</b>	1985	1993	2004	2010
<b>Transistor Counts</b>	$10^5\text{--}10^6$	$10^6\text{--}10^7$	$10^8\text{--}10^9$	$10^9\text{--}10^{10}$
<b>Clock Frequencies</b>	$10^7$	$10^8$	$10^9$	$10^9$
<b>Worldwide Market</b>	\$25B	\$60B	\$170B	\$250B

This edition has been heavily revised to reflect the rapid changes in integrated circuit design over the past six years. While the basic principles are largely the same, power consumption and variability have become primary factors for chip design. The book has been reorganized to emphasize the key factors: delay, power, interconnect, and robustness. Other chapters have been reordered to reflect the order in which we teach the material.

## How to Use This Book

This book intentionally covers more breadth and depth than any course would cover in a semester. It is accessible for a first undergraduate course in VLSI, yet detailed enough for advanced graduate courses and is useful as a reference to the practicing engineer. You are encouraged to pick and choose topics according to your interest. Chapter 1 previews the entire field, while subsequent chapters elaborate on specific topics. Sections are marked with the “Optional” icon (shown here in the margin) if they are not needed to understand subsequent sections. You may skip them on a first reading and return when they are relevant to you.

We have endeavored to include figures whenever possible (“a picture is worth a thousand words”) to trigger your thinking. As you encounter examples throughout the text, we urge you to think about them before reading the solutions. We have also provided extensive references for those who need to delve deeper into topics introduced in this text. We



have emphasized the best practices that are used in industry and warned of pitfalls and fallacies. Our judgments about the merits of circuits may become incorrect as technology and applications change, but we believe it is the responsibility of a writer to attempt to call out the most relevant information.

## Supplements

Numerous supplements are available on the Companion Web site for the book, [www.cmosvlsi.com](http://www.cmosvlsi.com). Supplements to help students with the course include:

- A lab manual with laboratory exercises involving the design of an 8-bit microprocessor covered in Chapter 1.
- A collection of links to VLSI resources including open-source CAD tools and process parameters.
- A student solutions manual that includes answers to odd-numbered problems.
- Certain sections of the book moved online to shorten the page count. These sections are indicated by the “Web Enhanced” icon (shown here in the margin).



Supplements to help instructors with the course include:

- A sample syllabus.
- Lecture slides for an introductory VLSI course.
- An instructor’s manual with solutions.

These materials have been prepared exclusively for professors using the book in a course. Please send email to [computing@aw.com](mailto:computing@aw.com) for information on how to access them.

## Acknowledgments

We are indebted to many people for their reviews, suggestions, and technical discussions. These people include: Bharadwaj “Birdy” Amrutur, Mark Anders, Adnan Aziz, Jacob Baker, Kaustav Banerjee, Steve Bibyk, David Blaauw, Erik Brunvand, Neil Burgess, Wayne Burleson, Robert Drost, Jo Ebergen, Sarah Harris, Jacob Herbold, Ron Ho, David Hopkins, Mark Horowitz, Steven Hsu, Tanay Karnik, Omid Kaveh, Matthew Keeter, Ben Keller, Ali Keshavarzi, Brucek Khailany, Jaeha Kim, Volkan Kursun, Simon Knowles, Ram Krishnamurthy, Austin Lee, Ana Sonia Leon, Shih-Lien Lu, Sanu Mathew, Aleksandar Milenkovic, Sam Naffziger, Braden Phillips, Stefan Rusu, Justin Schauer, James Stine, Jason Stinson, Aaron Stratton, Ivan Sutherland, Jim Tschanz, Alice Wang, Gu-Yeon Wei, and Peiyi Zhao. We apologize in advance to anyone we overlooked.

MOSIS and IBM kindly provided permission to use nanometer SPICE models for many examples. Nathaniel Pinckney spent a summer revising the laboratory exercises and updating simulations. Jaeha Kim contributed new sections on phase-locked loops and high-speed I/O for Chapter 13. David would like to thank Bharadwaj Amrutur of the Indian Institute of Science and Braden Phillips of the University of Adelaide for hosting him during two productive summers of writing.

---

Addison-Wesley has done an admirable job with the grueling editorial and production process. We would particularly like to thank our editor, Matt Goldstein, and our compositor, Gillian Hall.

Sally Harris has been editing family books since David was an infant on her lap. She read the page proofs with amazing attention to detail and unearthed hundreds of errors.

This book would not have existed without the support of our families. David would particularly like to thank his wife Jennifer and sons Abraham and Samuel for enduring two summers of absence while writing, and to our extended family for their tremendous assistance.

We have become painfully aware of the ease with which mistakes creep into a book. Scores of 3rd edition readers have reported bugs that are now corrected. Despite our best efforts at validation, we are confident that we have introduced a similar number of new errors. Please check the errata sheet at [www.cmosvlsi.com/errata.pdf](http://www.cmosvlsi.com/errata.pdf) to see if the bug has already been reported. Send your reports to [bugs@cmosvlsi.com](mailto:bugs@cmosvlsi.com).

N. W.  
D. M. H.  
January 2010

